# ACADEMIC REGULATIONS COURSE STRUCTURE AND DETAILED SYLLABUS

# M.TECH EMBEDDED SYSTEMS & VLSI DESIGN/ VLSI AND EMBEDDED SYSTEMS/ ELECTRONICS DESIGN TECHNOLOGY

(Applicable for the batches admitted from 2013-14)



JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD KUKATPALLY, HYDERABAD – 500 085.

# ACADEMIC REGULATIONS R13 FOR M. TECH. (REGULAR) DEGREE COURSE

# Applicable for the students of M. Tech. (Regular) Course from the Academic Year 2013-14 and onwards

The M. Tech. Degree of Jawaharlal Nehru Technological University Hyderabad shall be conferred on candidates who are admitted to the program and who fulfil all the requirements for the award of the Degree.

# 1.0 ELIGIBILITY FOR ADMISSIONS

Admission to the above program shall be made subject to eligibility, qualification and specialization as prescribed by the University from time to time.

Admissions shall be made on the basis of merit/rank obtained by the candidates at the qualifying Entrance Test conducted by the University or on the basis of any other order of merit as approved by the University, subject to reservations as laid down by the Govt. from time to time.

# 2.0 AWARD OF M. TECH. DEGREE

- 2.1 A student shall be declared eligible for the award of the M. Tech. Degree, if he pursues a course of study in not less than two and not more than four academic years. However, he is permitted to write the examinations for two more years after four academic years of course work.
- 2.2 A student, who fails to fulfill all the academic requirements for the award of the degree within four academic years from the year of his admission, shall forfeit his seat in M. Tech. course.
- 2.3 The student shall register for all 88 credits and secure all the 88 credits.
- 2.4 The minimum instruction days in each semester are 90.

#### 3.0 A. COURSES OF STUDY

The following specializations are offered at present for the M. Tech. course of study.

- Advanced Manufacturing Systems
- 2. Aerospace Engineering/Aeronautical Engineering
- 3. Automation
- 4. Biomedical Signal Processing and Instrumentation
- 5. Bio-Technology
- 6. CAD/CAM
- 7. Chemical Engineering
- 8. Communication Systems
- 9. Computer Networks
- 10. Computer Networks and Information Security
- 11. Computer Science
- 12. Computer Science and Engineering
- 13. Computers and Communication Engineering.
- 14. Construction Management
- Control Engineering
- 16. Control Systems
- 17. Cyber Forensic / Cyber Security & Information Technology
- 18. Design for Manufacturing/ Design and Manufacturing
- 19. Digital Electronics and Communication Engineering.
- 20. Digital Electronics and Communication Systems
- 21. Digital Systems and Computer Electronics
- 22. Electrical Power Engineering
- 23. Electrical Power Systems
- 24. Electronics & Instrumentation

- 25. Electronics and Communication Engineering
- 26. Embedded Systems
- 27. Embedded Systems and VLSI Design
- 28. Energy Systems
- 29. Engineering Design
- 30. Environmental Engineering
- 31. Geoinformatics and Surveying Technology
- 32. Geotechnical Engineering.
- 33. Heating Ventilation & Air Conditioning.
- 34. Highway Engineering
- 35. Image Processing
- 36. Industrial Engineering and Management
- 37. Information Technology
- 38. Infrastructure Engineering
- 39. Machine Design
- 40. Mechatronics.
- 41. Microwave & Radar Engineering
- 42. Nano Technology
- 43. Neural Networks
- 44. Parallel Computing
- 45. Power and Industrial Drives
- 46. Power Electronics
- 47. Power Electronics and Electrical Drives
- 48. Power Engineering and Energy Systems
- 49. Power Plant Engineering & Energy Management
- 50. Power System Control and Automation
- 51. Power System with Emphasis H.V. Engineering / H.V. Engineering
- 52. Production Engineering.
- 53. Real Time Systems
- 54. Software Engineering
- 55. Structural Engineering
- 56. Systems & Signal Processing
- 57. Thermal Engineering.
- 58. Transportation Engineering
- 59. VLSI
- 60. VLSI and Embedded System/ Electronics Design Technology
- 61. VLSI Design
- 62. VLSI System Design
- 63. Web Technologies
- 64. Wireless and Mobile Communication

and any other course as approved by the University from time to time.

# 3.0 B. Departments offering M. Tech. Programmes with specializations are noted below:

Civil Engg.	Civil Engg. Construction Management				
	Environmental Engineering				
	Geoinformatics and Surveying Technology				
	Geotechnical Engineering				
	Highway Engineering				
	Infrastructure Engineering				
	Structural Engineering				
	Transportation Engineering				
EEE	Control Engineering				
	Control Systems				
	Electrical Power Engineering				
	Electrical Power Systems				
	Power and Industrial Drives				
	Power Electronics				
	Power Electronics and Electrical Drives				
	Power Engineering and Energy Systems				
	Power Plant Engineering & Energy Management				
	Power System Control and Automation				
	Power System with Emphasis H.V. Engineering / H.V. Engineering				
ME	Advanced Manufacturing Systems				
	Automation				
	CAD/CAM				
	Design for Manufacturing/ Design and Manufacturing				
	Energy Systems				
	Engineering Design				
	Heating Ventilation & Air Conditioning				
	Industrial Engineering and Management				
	Machine Design				
	Mechatronics.				
	Power Plant Engineering & Energy Management				
	Production Engineering				
	Thermal Engineering.				
ECE	Biomedical Signal Processing and Instrumentation				
	Communication Systems				
	Computers and Communication Engineering.				
	Digital Electronics and Communication Engineering.				
	Digital Electronics and Communication Systems				
	Digital Systems and Computer Electronics				
	Electronics & Instrumentation				
	Electronics and Communication Engineering				
	Embedded Systems				
	Embedded Systems and VLSI Design				

	Microwave & Radar Engineering
	Systems & Signal Processing
	VLSI
	VLSI and Embedded System/ Electronics Design Technology
	VLSI Design
	VLSI System Design
	Wireless and Mobile Communication
CSE	Computer Networks
	Computer Networks and Information Security
	Computer Science
	Computer Science and Engineering
	Cyber Forensic / Cyber Security & Information Technology
	Image Processing
	Information Technology
	Neural Networks
	Parallel Computing
	Real Time Systems
	Software Engineering
	Web Technologies
Aeronautical Engg.	Aerospace Engineering / Aeronautical Engineering
Bio-technology	Bio-Technology
Chemical Engg.	Chemical Engineering
Nano Technology	Nano Technology

#### 4.0 ATTENDANCE

The programs are offered on a unit basis with each subject being considered a unit.

- 4.1 A student shall be eligible to write University examinations if he acquires a minimum of 75% of attendance in aggregate of all the subjects.
- 4.2 Condonation of shortage of attendance in aggregate up to 10% (65% and above and below 75%) in each semester shall be granted by the College Academic Committee.
- 4.3 Shortage of Attendance below 65% in aggregate shall not be condoned.
- 4.4 Students whose shortage of attendance is not condoned in any semester are not eligible to write their end semester examination of that class and their registration shall stand cancelled.
- 4.5 A prescribed fee shall be payable towards condonation of shortage of attendance.
- 4.6 A student shall not be promoted to the next semester unless he satisfies the attendance requirement of the present semester, as applicable. They may seek readmission into that semester when offered next. If any candidate fulfills the attendance requirement in the present semester, he shall not be eligible for readmission into the same class.
- 4.7 A candidate shall put in a minimum required attendance at least in three (3) theory subjects in the present semester to get promoted to the next semester. In order to qualify for the award of the M. Tech. Degree, the candidate shall complete all the academic requirements of the subjects, as per the course structure.
- 4.8 A student shall not be promoted to the next semester unless he satisfies the attendance requirements of the previous semester including the days of attendance in sports, games, NCC and NSS activities.

# 5.0 EVALUATION

The performance of the candidate in each semester shall be evaluated subject-wise, with a maximum of 100 marks for theory and 100 marks for practicals, on the basis of Internal Evaluation and End Semester Examination.

- 5.1 For the theory subjects 60 marks shall be awarded based on the performance in the End Semester Examination and 40 marks shall be awarded based on the Internal Evaluation. The internal evaluation shall be made based on the average of the marks secured in the two Mid Term-Examinations conducted-one in the middle of the Semester and the other immediately after the completion of instruction. Each mid term examination shall be conducted for a total duration of 120 minutes with Part A as compulsory question (16 marks) which consists of four sub-questions and carries 4 marks each and Part B with 3 questions to be answered out of 5 questions each question for 8 marks. If any candidate is absent from any subject of a mid-term examination, an on-line test will be conducted for him by the University. The details of the Question Paper pattern for End Examination (Theory) is given below:
- The End semesters Examination will be conducted for 60 marks which consists of two parts viz. i). Part-A for 20 marks, ii). Part –B for 40 marks.
- Part-A is compulsory question where it consists of five questions one from each unit and carries four marks each. This will be treated as Question 1.
- Part-B consists of five Questions (numbered from 2 to 6) carries 8 marks each. Each of these
  questions is from one unit and may contain sub-questions. For each question there will be an
  "either" "or" choice (that means there will be two questions from each unit and the student should
  answer only one question)
- 5.2 For practical subjects, 60 marks shall be awarded based on the performance in the End Semester Examinations and 40 marks shall be awarded based on the day-to-day performance as Internal Marks.
- 5.3 There shall be two seminar presentations during I year I semester and II semester. For seminar, a student under the supervision of a faculty member, shall collect the literature on a topic and critically review the literature and submit it to the department in a report form and shall make an oral presentation before the Departmental Academic Committee consisting of Head of the Department, Supervisor and two other senior faculty members of the department. For each Seminar there will be only internal evaluation of 50 marks. A candidate has to secure a minimum of 50% of marks to be declared successful.
- 5.4 There shall be a Comprehensive Viva-Voce in II year I Semester. The Comprehensive Viva-Voce will be conducted by a Committee consisting of Head of the Department and two Senior Faculty members of the Department. The Comprehensive Viva-Voce is intended to assess the students' understanding of various subjects he has studied during the M. Tech. course of study. The Comprehensive Viva-Voce is evaluated for 100 marks by the Committee. There are no internal marks for the Comprehensive Viva-Voce.
- 5.5 A candidate shall be deemed to have secured the minimum academic requirement in a subject if he secures a minimum of 40% of marks in the End semester Examination and a minimum aggregate of 50% of the total marks in the End Semester Examination and Internal Evaluation taken together.
- 5.6 In case the candidate does not secure the minimum academic requirement in any subject (as specified in 5.5) he has to reappear for the End semester Examination in that subject. A candidate shall be given one chance to re-register for each subject provided the internal marks secured by a candidate are less than 50% and so has failed in the end examination. In such a case, the candidate must re-register for the subject(s) and secure the required minimum attendance. The candidate's attendance in the re-registered subject(s) shall be calculated separately to decide upon his eligibility for writing the end examination in those subject(s). In the event of the student taking another chance, his internal marks and end examination marks obtained in the previous attempt stand cancelled.
- 5.7 In case the candidate secures less than the required attendance in any subject, he shall not be permitted to write the End Examination in that subject. He shall re-register the subject when next

offered.

5.8 Laboratory examination for M. Tech. courses must be conducted with two Examiners, one of them being the Laboratory Class Teacher and the second examiner shall be another Laboratory Teacher.

# 6.0 EVALUATION OF PROJECT/DISSERTATION WORK

Every candidate shall be required to submit a thesis or dissertation on a topic approved by the Project Review Committee.

- 6.1 A Project Review Committee (PRC) shall be constituted with Principal as Chairperson, Heads of all the Departments offering the M. Tech. programs and two other senior faculty members.
- 6.2 Registration of Project Work: A candidate is permitted to register for the project work after satisfying the attendance requirement of all the subjects, both theory and practical.
- 6.3 After satisfying 6.2, a candidate has to submit, in consultation with his project supervisor, the title, objective and plan of action of his project work to the Departmental Academic Committee for approval. Only after obtaining the approval of the Departmental Academic Committee can the student initiate the Project work.
- 6.4 If a candidate wishes to change his supervisor or topic of the project, he can do so with the approval of the Departmental Academic Committee. However, the Departmental Academic Committee shall examine whether or not the change of topic/supervisor leads to a major change of his initial plans of project proposal. If yes, his date of registration for the project work starts from the date of change of Supervisor or topic as the case may be.
- 6.5 A candidate shall submit his status report in a bound-form in two stages at least with a gap of 3 months between them.
- 6.6 The work on the project shall be initiated at the beginning of the II year and the duration of the project is two semesters. A candidate is permitted to submit Project Thesis only after successful completion of theory and practical course with the approval of PRC not earlier than 40 weeks from the date of registration of the project work. For the approval of PRC the candidate shall submit the draft copy of thesis to the Principal through Head of the Department and make an oral presentation before the PRC.
- 6.7 Three copies of the Project Thesis certified by the supervisor shall be submitted to the College/ School/Institute.
- 6.8 The thesis shall be adjudicated by one examiner selected by the University. For this, the Principal of the College shall submit a panel of 5 examiners, eminent in that field, with the help of the guide concerned and head of the department.
- 6.9 If the report of the examiner is not favourable, the candidate shall revise and resubmit the Thesis, in the time frame as decided by the PRC. If the report of the examiner is unfavourable again, the thesis shall be summarily rejected.
- 6.10 If the report of the examiner is favourable, Viva-Voce examination shall be conducted by a board consisting of the Supervisor, Head of the Department and the examiner who adjudicated the Thesis. The Board shall jointly report the candidate's work as one of the following:
  - A. Excellent
  - B. Good
  - C. Satisfactory
  - D. Unsatisfactory

The Head of the Department shall coordinate and make arrangements for the conduct of Viva-Voce examination.

If the report of the Viva-Voce is unsatisfactory, the candidate shall retake the Viva-Voce examination only after three months. If he fails to get a satisfactory report at the second Viva-Voce examination, he will not be eligible for the award of the degree.

# 7.0 AWARD OF DEGREE AND CLASS

After a student has satisfied the requirements prescribed for the completion of the program and is eligible for the award of M. Tech. Degree he shall be placed in one of the following four classes:

Class Awarded	% of marks to be secured
First Class with Distinction	70% and above
First Class	Below 70% but not less than 60%
Second Class	Below 60% but not less than 50%
Pass Class	Below 50% but not less than 40%

The marks in internal evaluation and end examination shall be shown separately in the memorandum of marks.

# 8.0 WITHHOLDING OF RESULTS

If the student has not paid the dues, if any, to the university or if any case of indiscipline is pending against him, the result of the student will be withheld and he will not be allowed into the next semester. His degree will be withheld in such cases.

# 9.0 TRANSITORY REGULATIONS

- 9.1 Discontinued, detained, or failed candidates are eligible for admission to two earlier or equivalent subjects at a time as and when offered.
- 9.2 The candidate who fails in any subject will be given two chances to pass the same subject; otherwise, he has to identify an equivalent subject as per R13 academic regulations.

#### 10. GENERAL

- 10.1 Wherever the words "he", "him", "his", occur in the regulations, they include "she", "her", "hers".
- 10.2 The academic regulation should be read as a whole for the purpose of any interpretation.
- 10.3 In the case of any doubt or ambiguity in the interpretation of the above rules, the decision of the Vice-Chancellor is final.
- 10.4 The University may change or amend the academic regulations or syllabi at any time and the changes or amendments made shall be applicable to all the students with effect from the dates notified by the University.

# MALPRACTICES RULES

# **DISCIPLINARY ACTION FOR / IMPROPER CONDUCT IN EXAMINATIONS**

	Nature of Malpractices/Improper conduct	Punishment		
	If the candidate:			
1. (a)	Possesses or keeps accessible in examination hall, any paper, note book, programmable calculators, Cell phones, pager, palm computers or any other form of material concerned with or related to the subject of the examination (theory or practical) in which he is appearing but has not made use of (material shall include any marks on the body of the candidate which can be used as an aid in the subject of the examination)	Expulsion from the examination hall and cancellation of the performance in that subject only.		
(b)	Gives assistance or guidance or receives it from any other candidate orally or by any other body language methods or communicates through cell phones with any candidate or persons in or outside the exam hall in respect of any matter.	Expulsion from the examination hall and cancellation of the performance in that subject only of all the candidates involved. In case of an outsider, he will be handed over to the police and a case is registered against him.		
2.	Has copied in the examination hall from any paper, book, programmable calculators, palm computers or any other form of material relevant to the subject of the examination (theory or practical) in which the candidate is appearing.	Expulsion from the examination hall and cancellation of the performance in that subject and all other subjects the candidate has already appeared including practical examinations and project work and shall not be permitted to appear for the remaining examinations of the subjects of that Semester/year.  The Hall Ticket of the candidate is to be cancelled and sent to the University.		
3.	Impersonates any other candidate in connection with the examination.	The candidate who has impersonated shall be expelled from examination hall. The candidate is also debarred and forfeits the seat. The performance of the original candidate who has been impersonated, shall be cancelled in all the subjects of the examination (including practicals and project work) already appeared and shall not be allowed to appear for examinations of the remaining subjects of that semester/year. The candidate is also debarred for two consecutive semesters from class work and all University examinations. The continuation of the course by the candidate is subject to the academic regulations in connection with forfeiture of seat. If the imposter is an outsider, he will be handed over to the police and a case is registered against him.		

4.	Smuggles in the Answer book or additional sheet or takes out or arranges to send out the question paper during the examination or answer book or additional sheet, during or after the examination.	Expulsion from the examination hall and cancellation of performance in that subject and all the other subjects the candidate has already appeared including practical examinations and project work and shall not be permitted for the remaining examinations of the subjects of that semester/year. The candidate is also debarred for two consecutive semesters from class work and all University examinations. The continuation of the course by the candidate is subject to the academic regulations in connection with forfeiture of seat.
5.	Uses objectionable, abusive or offensive language in the answer paper or in letters to the examiners or writes to the examiner requesting him to award pass marks.	Cancellation of the performance in that subject.
6.	Refuses to obey the orders of the Chief Superintendent/Assistant – Superintendent / any officer on duty or misbehaves or creates disturbance of any kind in and around the examination hall or organizes a walk out or instigates others to walk out, or threatens the officer-in charge or any person on duty in or outside the examination hall of any injury to his person or to any of his relations whether by words, either spoken or written or by signs or by visible representation, assaults the officer-in-charge, or any person on duty in or outside the examination hall or any of his relations, or indulges in any other act of misconduct or mischief which result in damage to or destruction of property in the examination hall or any part of the College campus or engages in any other act which in the opinion of the officer on duty amounts to use of unfair means or misconduct or has the tendency to disrupt the orderly conduct of the examination.	In case of students of the college, they shall be expelled from examination halls and cancellation of their performance in that subject and all other subjects the candidate(s) has (have) already appeared and shall not be permitted to appear for the remaining examinations of the subjects of that semester/year. The candidates also are debarred and forfeit their seats. In case of outsiders, they will be handed over to the police and a police case is registered against them.
7.	Leaves the exam hall taking away answer script or intentionally tears of the script or any part thereof inside or outside the examination hall.	Expulsion from the examination hall and cancellation of performance in that subject and all the other subjects the candidate has already appeared including practical examinations and project work and shall not be permitted for the remaining examinations of the subjects of that semester/year. The candidate is also debarred for two consecutive semesters from class work and all University examinations. The continuation of the course by the candidate is subject to the academic regulations in connection with forfeiture of seat.

8.	Possess any lethal weapon or firearm in the examination hall.	Expulsion from the examination hall and cancellation of the performance in that subject and all other subjects the candidate has already appeared including practical examinations and project work and shall not be permitted for the remaining examinations of the subjects of that semester/year. The candidate is also debarred and forfeits the seat.
9.	If student of the college, who is not a candidate for the particular examination or any person not connected with the college indulges in any malpractice or improper conduct mentioned in clause 6 to 8.	Student of the colleges expulsion from the examination hall and cancellation of the performance in that subject and all other subjects the candidate has already appeared including practical examinations and project work and shall not be permitted for the remaining examinations of the subjects of that semester/year. The candidate is also debarred and forfeits the seat.  Person(s) who do not belong to the College will be handed over to police and, a police case will be registered against them.
10.	Comes in a drunken condition to the examination hall.	Expulsion from the examination hall and cancellation of the performance in that subject and all other subjects the candidate has already appeared including practical examinations and project work and shall not be permitted for the remaining examinations of the subjects of that semester/year.
11.	Copying detected on the basis of internal evidence, such as, during valuation or during special scrutiny.	Cancellation of the performance in that subject and all other subjects the candidate has appeared including practical examinations and project work of that semester/year examinations.
12.	If any malpractice is detected which is not covered in the above clauses 1 to 11 shall be reported to the University for further action to award suitable punishment.	

# Malpractices identified by squad or special invigilators

- 1. Punishments to the candidates as per the above guidelines.
- 2. Punishment for institutions : (if the squad reports that the college is also involved in encouraging malpractices)
  - (i) A show cause notice shall be issued to the college.
  - (ii) Impose a suitable fine on the college.
  - (iii) Shifting the examination centre from the college to another college for a specific period of not less than one year.

# M.TECH - EMBEDDED SYSTEMS & VLSI DESIGN/VLSI AND EMBEDDED SYSTEMS/ELECTRONICS DESIGN TECHNOLOGY

# **COURSE STRUCTURE AND SYLLABUS**

# I Year | Semester

Code	Group	Subject	L	Р	Credits
		Microcontrollers for Embedded System Design	3	-	3
		VLSI Technology and Design	3	-	3
		CMOS Analog Integrated Circuit Design	3	-	3
		CPLD and FPGA Architectures and Applications	3	-	3
	Elective -I	Hardware Software Co-Design Digital System Design Soft Computing Techniques	3	-	3
	Elective -II	Advanced Operating Systems Network Security and Cryptography CMOS Digital Integrated Circuit Design	3	-	3
	Lab	VLSI Laboratory	-	3	2
		Seminar	-	-	2
		Total Credits	18	3	22

#### I Year II Semester

Code	Group	Subject	L	P	Credits
		Embedded C	3	-	3
		CMOS Mixed Signal Circuit Design	3	-	3
		Embedded Real Time Operating Systems	3	-	3
		Design for Testability	3	-	3
	Elective - III	Digital Signal Processors and Architectures System On Chip Architecture Embedded Networking	3	-	3
	Elective – IV	Sensors and Actuators Low Power VLSI Design Semiconductor Memory Design and Testing	3	-	3
	Lab	Embedded Systems Laboratory	-	3	2
		Seminar	-	-	2
		Total Credits	18	3	22

# II Year - I Semester

Code	Group	Subject	L	Р	Credits
		Comprehensive Viva	-	-	2
		Project Seminar	-	3	2
		Project work	-	-	18
		Total Credits	-	3	22

# II Year - II Semester

Code	Group	Subject	L	Р	Credits
		Project work and Seminar	-	-	22
		Total Credits	-	-	22

# M. Tech - I Year - I Sem. (ES & VLSID/VLSI & ES/EDT)

#### MICROCONTROLLERS FOR EMBEDDED SYSTEM DESIGN

#### UNIT -I:

#### **ARM Architecture:**

ARM Design Philosophy, Registers, Program Status Register, Instruction Pipeline, Interrupts and Vector Table, Architecture Revision, ARM Processor Families.

# UNIT-II:

# ARM Programming Model – I:

Instruction Set: Data Processing Instructions, Addressing Modes, Branch, Load, Store Instructions, PSR Instructions, Conditional Instructions.

# UNIT -III:

# **ARM Programming Model – II:**

Thumb Instruction Set: Register Usage, Other Branch Instructions, Data Processing Instructions, Single-Register and Multi Register Load-Store Instructions, Stack, Software Interrupt Instructions

# UNIT-IV:

# **ARM Programming:**

Simple C Programs using Function Calls, Pointers, Structures, Integer and Floating Point Arithmetic, Assembly Code using Instruction Scheduling, Register Allocation, Conditional Execution and Loops.

# UNIT -V:

# **Memory Management:**

Cache Architecture, Polices, Flushing and Caches, MMU, Page Tables, Translation, Access Permissions, Context Switch.

# **TEXT BOOK:**

 ARM Systems Developer's Guides- Designing & Optimizing System Software – Andrew N. Sloss, Dominic Symes, Chris Wright, 2008, Elsevier.

# **REFERENCE BOOK:**

1. Embedded Microcomputer Systems, Real Time Interfacing – Jonathan W. Valvano – Brookes / Cole, 1999, Thomas Learning.

# M. Tech - I Year - I Sem. (ES & VLSID/VLSI & ES/EDT)

#### **VLSI TECHNOLOGY AND DESIGN**

#### UNIT -I:

# Review of Microelectronics and Introduction to MOS Technologies:

MOS, CMOS, BiCMOS Technology.

Basic Electrical Properties of MOS, CMOS & BiCMOS Circuits:  $I_{ds} - V_{ds}$  relationships, Threshold Voltage  $V_T$ ,  $G_m$ ,  $G_{ds}$  and  $\omega_o$ , Pass Transistor, MOS, CMOS & Bi CMOS Inverters,  $Z_{pu}/Z_{pd}$ , MOS Transistor circuit model, Latch-up in CMOS circuits.

# UNIT -II:

# **Layout Design and Tools:**

Transistor structures, Wires and Vias, Scalable Design rules, Layout Design tools.

# Logic Gates & Layouts:

Static Complementary Gates, Switch Logic, Alternative Gate circuits, Low power gates, Resistive and Inductive interconnect delays.

#### **UNIT -III:**

# **Combinational Logic Networks:**

Layouts, Simulation, Network delay, Interconnect design, Power optimization, Switch logic networks, Gate and Network testing.

# UNIT-IV:

# **Sequential Systems:**

Memory cells and Arrays, Clocking disciplines, Design, Power optimization, Design validation and testing.

#### UNIT -V:

# Floor Planning:

Floor planning methods, Global Interconnect, Floor Plan Design, Off-chip connections.

#### **TEXT BOOKS:**

- 1. Essentials of VLSI Circuits and Systems, K. Eshraghian Eshraghian. D, A. Pucknell, 2005, PHI.
- 2. Modern VLSI Design Wayne Wolf, 3rd Ed., 1997, Pearson Education.

- Introduction to VLSI Systems: A Logic, Circuit and System Perspective Ming-BO Lin, CRC Press, 2011
- 2. Principals of CMOS VLSI Design N.H.E Weste, K. Eshraghian, 2<sup>nd</sup> Ed., Addison Wesley.

# M. Tech - I Year - I Sem. (ES & VLSID/VLSI & ES/EDT)

#### **CMOS ANALOG INTEGRATED CIRCUIT DESIGN**

#### UNIT -I:

#### MOS Devices and Modeling:

The MOS Transistor, Passive Components- Capacitor & Resistor, Integrated circuit Layout, CMOS Device Modeling - Simple MOS Large-Signal Model, Other Model Parameters, Small-Signal Model for the MOS Transistor, Computer Simulation Models, Sub-threshold MOS Model.

# **UNIT-II:**

# **Analog CMOS Sub-Circuits:**

MOS Switch, MOS Diode, MOS Active Resistor, Current Sinks and Sources, Current Mirrors-Current mirror with Beta Helper, Degeneration, Cascode current Mirror and Wilson Current Mirror, Current and Voltage References, Band gap Reference.

# **UNIT-III:**

# **CMOS Amplifiers:**

Inverters, Differential Amplifiers, Cascode Amplifiers, Current Amplifiers, Output Amplifiers, High Gain Amplifiers Architectures.

#### UNIT -IV:

# **CMOS Operational Amplifiers:**

Design of CMOS Op Amps, Compensation of Op Amps, Design of Two-Stage Op Amps, Power- Supply Rejection Ratio of Two-Stage Op Amps, Cascode Op Amps, Measurement Techniques of OP Amp.

# UNIT -V:

#### **Comparators:**

Characterization of Comparator, Two-Stage, Open-Loop Comparators, Other Open-Loop Comparators, Improving the Performance of Open-Loop Comparators, Discrete-Time Comparators.

# **TEXT BOOKS:**

- 1. CMOS Analog Circuit Design Philip E. Allen and Douglas R. Holberg, Oxford University Press, International Second Edition/Indian Edition, 2010.
- 2. Analysis and Design of Analog Integrated Circuits- Paul R. Gray, Paul J. Hurst, S. Lewis and R. G. Meyer, Wiley India, Fifth Edition, 2010.

- 1. Analog Integrated Circuit Design- David A. Johns, Ken Martin, Wiley Student Edn, 2013.
- 2. Design of Analog CMOS Integrated Circuits- Behzad Razavi, TMH Edition.
- 3. CMOS: Circuit Design, Layout and Simulation-Baker, Li and Boyce, PHI.

# M. Tech - I Year - I Sem. (ES & VLSID/VLSI & ES/EDT)

#### CPLD AND FPGA ARCHITECURES AND APPLICATIONS

#### UNIT-I:

# **Introduction to Programmable Logic Devices:**

Introduction, Simple Programmable Logic Devices – Read Only Memories, Programmable Logic Arrays, Programmable Array Logic, Programmable Logic Devices/Generic Array Logic; Complex Programmable Logic Devices – Architecture of Xilinx Cool Runner XCR3064XL CPLD, CPLD Implementation of a Parallel Adder with Accumulation.

#### UNIT-II:

# **Field Programmable Gate Arrays:**

Organization of FPGAs, FPGA Programming Technologies, Programmable Logic Block Architectures, Programmable Interconnects, Programmable I/O blocks in FPGAs, Dedicated Specialized Components of FPGAs, Applications of FPGAs.

#### UNIT -III:

# **SRAM Programmable FPGAs:**

Introduction, Programming Technology, Device Architecture, The Xilinx XC2000, XC3000 and XC4000 Architectures.

# UNIT -IV:

#### **Anti-Fuse Programmed FPGAs:**

Introduction, Programming Technology, Device Architecture, The Actel ACT1, ACT2 and ACT3 Architectures.

# UNIT -V:

#### **Design Applications:**

General Design Issues, Counter Examples, A Fast Video Controller, A Position Tracker for a Robot Manipulator, A Fast DMA Controller, Designing Counters with ACT devices, Designing Adders and Accumulators with the ACT Architecture.

#### **TEXT BOOKS:**

- 1. Field Programmable Gate Array Technology Stephen M. Trimberger, Springer International Edition.
- 2. Digital Systems Design Charles H. Roth Jr, Lizy Kurian John, Cengage Learning.

- Field Programmable Gate Arrays John V. Oldfield, Richard C. Dorf, Wiley India.
- 2. Digital Design Using Field Programmable Gate Arrays Pak K. Chan/Samiha Mourad, Pearson Low Price Edition.
- 3. Digital Systems Design with FPGAs and CPLDs Ian Grout, Elsevier, Newnes.
- 4. FPGA based System Design Wayne Wolf, Prentice Hall Modern Semiconductor Design Series.

# M. Tech - I Year - I Sem. (ES & VLSID/VLSI & ES/EDT)

# HARDWARE - SOFTWARE CO-DESIGN (ELECTIVE -I)

# UNIT-I:

# Co- Design Issues:

Co- Design Models, Architectures, Languages, A Generic Co-design Methodology.

# Co- Synthesis Algorithms:

Hardware software synthesis algorithms: hardware – software partitioning distributed system co-synthesis.

# UNIT -II:

# **Prototyping and Emulation:**

Prototyping and emulation techniques, prototyping and emulation environments, future developments in emulation and prototyping architecture specialization techniques, system communication infrastructure

#### **Target Architectures:**

Architecture Specialization techniques, System Communication infrastructure, Target Architecture and Application System classes, Architecture for control dominated systems (8051-Architectures for High performance control), Architecture for Data dominated systems (ADSP21060, TMS320C60), Mixed Systems.

# UNIT-III:

# Compilation Techniques and Tools for Embedded Processor Architectures:

Modern embedded architectures, embedded software development needs, compilation technologies, practical consideration in a compiler development environment.

# UNIT-IV:

# **Design Specification and Verification:**

Design, co-design, the co-design computational model, concurrency coordinating concurrent computations, interfacing components, design verification, implementation verification, verification tools, interface verification

#### UNIT-V:

# Languages for System – Level Specification and Design-I:

System – level specification, design representation for system level synthesis, system level specification languages.

# Languages for System – Level Specification and Design-II:

Heterogeneous specifications and multi language co-simulation, the cosyma system and lycos system.

#### **TEXT BOOKS:**

- Hardware / Software Co- Design Principles and Practice Jorgen Staunstrup, Wayne Wolf 2009, Springer.
- 2. Hardware / Software Co- Design Giovanni De Micheli, Mariagiovanna Sami, 2002, Kluwer Academic Publishers.

#### **REFERENCE BOOK:**

A Practical Introduction to Hardware/Software Co-design -Patrick R. Schaumont - 2010 – Springer.

# M. Tech - I Year - I Sem. (ES & VLSID/VLSI & ES/EDT)

# DIGITAL SYSTEM DESIGN (ELECTIVE -I)

# UNIT -I:

#### **Minimization and Transformation of Sequential Machines:**

The Finite State Model – Capabilities and limitations of FSM – State equivalence and machine minimization – Simplification of incompletely specified machines.

Fundamental mode model – Flow table – State reduction – Minimal closed covers – Races, Cycles and Hazards.

# UNIT -II:

# **Digital Design:**

Digital Design Using ROMs, PALs and PLAs, BCD Adder, 32 – bit adder, State graphs for control circuits, Scoreboard and Controller, A shift and add multiplier, Array multiplier, Keypad Scanner, Binary divider.

#### UNIT -III:

#### **SM Charts:**

State machine charts, Derivation of SM Charts, Realization of SM Chart, Implementation of Binary Multiplier, dice game controller.

# **UNIT-IV:**

#### **Fault Modeling & Test Pattern Generation:**

Logic Fault model – Fault detection & Redundancy- Fault equivalence and fault location – Fault dominance – Single stuck at fault model – Multiple stuck at fault models – Bridging fault model.

Fault diagnosis of combinational circuits by conventional methods – Path sensitization techniques, Boolean Difference method – Kohavi algorithm – Test algorithms – D algorithm, PODEM, Random testing, Transition count testing, Signature analysis and test bridging faults.

# UNIT -V:

# **Fault Diagnosis in Sequential Circuits:**

Circuit Test Approach, Transition Check Approach – State identification and fault detection experiment, Machine identification, Design of fault detection experiment.

# **TEXT BOOKS:**

- 1. Fundamentals of Logic Design Charles H. Roth, 5th Ed., Cengage Learning.
- 2. Digital Systems Testing and Testable Design Miron Abramovici, Melvin A. Breuer and Arthur D. Friedman- John Wiley & Sons Inc.
- 3. Logic Design Theory N. N. Biswas, PHI.

- 1. Switching and Finite Automata Theory Z. Kohavi, 2<sup>nd</sup> Ed., 2001, TMH.
- 2. Digital Design Morris Mano, M.D.Ciletti, 4th Edition, PHI.
- 3. Digital Circuits and Logic Design Samuel C. Lee, PHI.

# M. Tech - I Year - I Sem. (ES & VLSID/VLSI & ES/EDT)

# SOFT COMPUTING TECHNIQUES (ELECTIVE -I)

#### UNIT -I:

#### Introduction:

Approaches to intelligent control, Architecture for intelligent control, Symbolic reasoning system, Rulebased systems, the Al approach, Knowledge representation - Expert systems.

#### UNIT -II:

#### **Artificial Neural Networks:**

Concept of Artificial Neural Networks and its basic mathematical model, McCulloch-Pitts neuron model, simple perceptron, Adaline and Madaline, Feed-forward Multilayer Perceptron, Learning and Training the neural network, Data Processing: Scaling, Fourier transformation, principal-component analysis and wavelet transformations, Hopfield network, Self-organizing network and Recurrent network, Neural Network based controller.

# UNIT-III:

# **Fuzzy Logic System:**

Introduction to crisp sets and fuzzy sets, basic fuzzy set operation and approximate reasoning, Introduction to fuzzy logic modeling and control, Fuzzification, inferencing and defuzzification, Fuzzy knowledge and rule bases, Fuzzy modeling and control schemes for nonlinear systems, Self-organizing fuzzy logic control, Fuzzy logic control for nonlinear time delay system.

# UNIT-IV:

#### **Genetic Algorithm:**

Basic concept of Genetic algorithm and detail algorithmic steps, Adjustment of free parameters, Solution of typical control problems using genetic algorithm, Concept on some other search techniques like Tabu search and anD-colony search techniques for solving optimization problems.

# UNIT-V:

# Applications:

GA application to power system optimisation problem, Case studies: Identification and control of linear and nonlinear dynamic systems using MATLAB-Neural Network toolbox, Stability analysis of Neural-Network interconnection systems, Implementation of fuzzy logic controller using MATLAB fuzzy-logic toolbox, Stability analysis of fuzzy control systems.

# **TEXT BOOKS:**

- 1. Introduction to Artificial Neural Systems Jacek.M.Zurada, Jaico Publishing House, 1999.
- Neural Networks and Fuzzy Systems Kosko, B., Prentice-Hall of India Pvt. Ltd., 1994.

- Fuzzy Sets, Uncertainty and Information Klir G.J. & Folger T.A., Prentice-Hall of India Pvt. Ltd., 1993.
- 2. Fuzzy Set Theory and Its Applications Zimmerman H.J. Kluwer Academic Publishers, 1994.
- 3. Introduction to Fuzzy Control Driankov, Hellendroon, Narosa Publishers.
- 4. Artificial Neural Networks Dr. B. Yagananarayana, 1999, PHI, New Delhi.
- 5. Elements of Artificial Neural Networks Kishan Mehrotra, Chelkuri K. Mohan, Sanjay Ranka, Penram International.
- 6. Artificial Neural Network –Simon Haykin, 2<sup>nd</sup> Ed., Pearson Education.
- 7. Introduction Neural Networks Using MATLAB 6.0 S.N. Shivanandam, S. Sumati, S. N. Deepa, 1/e, TMH, New Delhi.

# M. Tech - I Year - I Sem. (ES & VLSID/VLSI & ES/EDT)

# ADVANCED OPERATING SYSTEMS (ELECTIVE -II)

#### UNIT -I:

# **Introduction to Operating Systems:**

Overview of computer system hardware, Instruction execution, I/O function, Interrupts, Memory hierarchy, I/O Communication techniques, Operating system objectives and functions, Evaluation of operating System.

#### UNIT -II:

#### Introduction to UNIX and LINUX:

Basic Commands & Command Arguments, Standard Input, Output, Input / Output Redirection, Filters and Editors, Shells and Operations.

# UNIT -III:

#### System Calls:

System calls and related file structures, Input / Output, Process creation & termination.

# **Inter Process Communication:**

Introduction, File and record locking, Client – Server example, Pipes, FIFOs, Streams & Messages, Name Spaces, Systems V IPC, Message queues, Semaphores, Shared Memory, Sockets & TLI.

# UNIT -IV:

# **Introduction to Distributed Systems:**

Goals of distributed system, Hardware and software concepts, Design issues.

# **Communication in Distributed Systems:**

Layered protocols, ATM networks, Client - Server model, Remote procedure call and Group communication.

# UNIT -V:

#### Synchronization in Distributed Systems:

Clock synchronization, Mutual exclusion, E-tech algorithms, Bully algorithm, Ring algorithm, Atomic transactions.

#### Deadlocks:

Dead lock in distributed systems, Distributed dead lock prevention and distributed dead lock detection.

#### **TEXT BOOKS:**

- 1. The Design of the UNIX Operating Systems Maurice J. Bach, 1986, PHI.
- 2. Distributed Operating System Andrew. S. Tanenbaum, 1994, PHI.
- 3. The Complete Reference LINUX Richard Peterson, 4th Ed., McGraw Hill.

- 1. Operating Systems: Internal and Design Principles Stallings, 6<sup>th</sup> Ed., PE.
- 2. Modern Operating Systems Andrew S Tanenbaum, 3rd Ed., PE.
- 3. Operating System Principles Abraham Silberchatz, Peter B. Galvin, Greg Gagne, 7<sup>th</sup> Ed., John Wiley.
- UNIX User Guide Ritchie & Yates.

5. UNIX Network Programming - W.Richard Stevens, 1998, PHI.

# JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD

# M. Tech – I Year – I Sem. (ES & VLSID/VLSI & ES/EDT)

# **NETWORK SECURITY AND CRYPTOGRAPHY**

(ELECTIVE - II)

#### UNIT -I:

**Introduction:** Attacks, Services and Mechanisms, Security attacks, Security services, A Model for Internetwork security.

 $\textbf{Classical Techniques:} \ \textbf{Conventional Encryption model}, \ \textbf{Steganography, Classical Encryption Techniques.}$ 

**Modern Techniques:** Simplified DES, Block Cipher Principles, Data Encryption standard, Strength of DES, Differential and Linear Cryptanalysis, Block Cipher Design Principles and Modes of operations.

#### UNIT -II:

**Encryption Algorithms:** Triple DES, International Data Encryption algorithm, Blowfish, RC5, CAST-128, RC2, Characteristics of Advanced Symmetric block ciphers.

**Conventional Encryption:** Placement of Encryption function, Traffic confidentiality, Key distribution, Random Number Generation.

# UNIT -III:

**Public Key Cryptography:** Principles, RSA Algorithm, Key Management, Diffie-Hellman Key exchange, Elliptic Curve Cryptography.

**Number Theory:** Prime and Relatively prime numbers, Modular arithmetic, Fermat's and Euler's theorems, Testing for primality, Euclid's Algorithm, the Chinese remainder theorem, Discrete logarithms.

# **UNIT-IV:**

**Message Authentication and Hash Functions:** Authentication requirements and functions, Message Authentication, Hash functions, Security of Hash functions and MACs.

**Hash and Mac Algorithms:** MD File, Message digest Algorithm, Secure Hash Algorithm, RIPEMD-160, HMAC.

**Digital Signatures and Authentication Protocols:** Digital signatures, Authentication Protocols, Digital signature standards.

**Authentication Applications:** Kerberos, X.509 directory Authentication service.

Electronic Mail Security: Pretty Good Privacy, S/MIME.

#### UNIT -V:

**IP Security:** Overview, Architecture, Authentication, Encapsulating Security Payload, Combining security Associations, Key Management. **Web Security:** Web Security requirements, Secure sockets layer and Transport layer security, Secure Electronic Transaction.

Intruders, Viruses and Worms: Intruders, Viruses and Related threats.

Fire Walls: Fire wall Design Principles, Trusted systems.

# **TEXT BOOKS:**

- 1. Cryptography and Network Security: Principles and Practice William Stallings, Pearson Education.
- 2. Network Security Essentials (Applications and Standards) William Stallings Pearson Education.

- 1. Fundamentals of Network Security Eric Maiwald (Dreamtech press).
- 2. Network Security Private Communication in a Public World Charlie Kaufman, Radia Perlman and Mike Speciner, Pearson/PHI.
- 3. Principles of Information Security Whitman, Thomson.
- 4. Network Security: The complete reference Robert Bragg, Mark Rhodes, TMH.
- 5. Introduction to Cryptography Buchmann, Springer.

# M. Tech - I Year - I Sem. (ES & VLSID/VLSI & ES/EDT)

# CMOS DIGITAL INTEGRATED CIRCUIT DESIGN

(ELECTIVE - II)

# UNIT -I:

# MOS Design:

Pseudo NMOS Logic – Inverter, Inverter threshold voltage, Output high voltage, Output Low voltage, Gain at gate threshold voltage, Transient response, Rise time, Fall time, Pseudo NMOS logic gates, Transistor equivalency, CMOS Inverter logic.

# UNIT -II:

# **Combinational MOS Logic Circuits:**

MOS logic circuits with NMOS loads, Primitive CMOS logic gates – NOR & NAND gate, Complex Logic circuits design – Realizing Boolean expressions using NMOS gates and CMOS gates, AOI and OIA gates, CMOS full adder, CMOS transmission gates, Designing with Transmission gates.

#### **UNIT -III:**

# **Sequential MOS Logic Circuits:**

Behavior of bistable elements, SR Latch, Clocked latch and flip flop circuits, CMOS D latch and edge triggered flipflop.

# UNIT-IV:

# **Dynamic Logic Circuits:**

Basic principle, Voltage Bootstrapping, Synchronous dynamic pass transistor circuits, Dynamic CMOS transmission gate logic, High performance Dynamic CMOS circuits.

#### UNIT -V:

# **Semiconductor Memories:**

Types, RAM array organization, DRAM – Types, Operation, Leakage currents in DRAM cell and refresh operation, SRAM operation Leakage currents in SRAM cells, Flash Memory- NOR flash and NAND flash.

#### **TEXT BOOKS:**

- 1. Digital Integrated Circuit Design Ken Martin, Oxford University Press, 2011.
- 2. CMOS Digital Integrated Circuits Analysis and Design Sung-Mo Kang, Yusuf Leblebici, TMH, 3<sup>rd</sup> Ed., 2011.

- Introduction to VLSI Systems: A Logic, Circuit and System Perspective Ming-BO Lin, CRC Press, 2011.
- 2. Digital Integrated Circuits A Design Perspective, Jan M. Rabaey, Anantha Chandrakasan, Borivoje Nikolic, 2<sup>nd</sup> Ed., PHI.

# M. Tech - I Year - I Sem. (ES & VLSID/VLSI & ES/EDT)

#### **VLSI LABORATORY**

#### Note:

Minimum of 10 programs from Part –I and 2 programs from Part -II are to be conducted.

Design and implementation of the following CMOS digital/analog circuits using **Cadence / Mentor Graphics** / **Synopsys / Equivalent** CAD tools. The design shall include Gate-level design, Transistor-level design, Hierarchical design, Verilog HDL/VHDL design, Logic synthesis, Simulation and verification.

# Part -I: VLSI Front End Design programs:

Programming can be done using any complier. Down load the programs on FPGA/CPLD boards and performance testing may be done using pattern generator (32 channels) and logic analyzer apart from verification by simulation with any of the front end tools.

- 1. HDL code to realize all the logic gates
- 2. Design and Simulation of adder, Serial Binary Adder, Multi Precession Adder, Carry Look Ahead Adder.
- 3. Design of 2-to-4 decoder
- 4. Design of 8-to-3 encoder (without and with parity)
- 5. Design of 8-to-1 multiplexer
- 6. Design of 4 bit binary to gray converter
- 7. Design of Multiplexer/ Demultiplexer, comparator
- 8. Design of Full adder using 3 modeling styles
- 9. Design of flip flops: SR, D, JK, T
- 10. Design of 4-bit binary, BCD counters (synchronous/asynchronous reset) or any sequence counter
- 11. Design of a N- bit Register of Serial- in Serial –out, Serial in parallel out, Parallel in Serial out and Parallel in Parallel Out.
- 12. Design of Sequence Detector (Finite State Machine- Mealy and Moore Machines).
- 13. Design of 4- Bit Multiplier, Divider.
- Design of ALU to Perform ADD, SUB, AND-OR, 1's and 2's Compliment, Multiplication, and Division.
- 15. Design of Finite State Machine.
- Implementing the above designs on Xilinx/Altera/Cypress/equivalent based FPGA/CPLD kits.

# Part -II: VLSI Back End Design programs:

Design and implementation of the following CMOS digital/analog circuits using **Cadence / Mentor Graphics** / **Synopsys / Equivalent** CAD tools. The design shall include Gate-level design/Transistor-level design/ Hierarchical design/Verilog HDL or VHDL design, Logic synthesis, Simulation and verification, Scaling of CMOS Inverter for different technologies, study of secondary effects (temperature, power supply and process corners), Circuit optimization with respect to area, performance and/or power, Layout, Extraction of parasitics and back annotation, modifications in circuit parameters and layout consumption, DC/transient analysis, Verification of layouts (DRC, LVS).

- 1. Introduction to layout design rules.
- 2. Layout, physical verification, placement & route for complex design, static timing analysis, IR drop

analysis and crosstalk analysis of the following:

- Basic logic gates
- CMOS inverter
- CMOS NOR/ NAND gates
- CMOS XOR and MUX gates
- CMOS 1-bit full adder
- Static / Dynamic logic circuit (register cell)
- Latch
- Pass transistor
- 3. Layout of any combinational circuit (complex CMOS logic gate)- Learning about data paths.

# M. Tech - I Year - I Sem. (ES & VLSID/VLSI & ES/EDT)

#### **EMBEDDED C**

#### UNIT - I:

# Programming Embedded Systems in C

Introduction, What is an embedded system, Which processor should you use, Which programming language should you use, Which operating system should you use, How do you develop embedded software, Conclusions.

# Introducing the 8051 Microcontroller Family

Introduction, What's in a name, The external interface of the Standard 8051, Reset requirements ,Clock frequency and performance, Memory issues, I/O pins, Timers, Interrupts, Serial interface, Power consumption, Conclusions.

# UNIT - II:

# **Reading Switches**

Introduction, Basic techniques for reading from port pins, Example: Reading and writing bytes, Example: Reading and writing bits (simple version), Example: Reading and writing bits (generic version), The need for pull-up resistors, Dealing with switch bounce, Example: Reading switch inputs (basic code), Example: Counting goats, Conclusions.

#### UNIT - III:

# Adding Structure to the Code

Introduction, Object-oriented programming with C, The Project Header (MAIN.H), The Port Header (PORT.H), Example: Restructuring the 'Hello Embedded World' example, Example: Restructuring the goat-counting example, Further examples, Conclusions.

# UNIT - IV:

#### **Meeting Real-Time Constraints**

Introduction, Creating 'hardware delays' using Timer 0 and Timer 1, Example: Generating a precise 50 ms delay, Example: Creating a portable hardware delay, Why not use Timer 2?, The need for 'timeout' mechanisms, Creating loop timeouts, Example: Testing loop timeouts, Example: A more reliable switch interface, Creating hardware timeouts, Example: Testing a hardware timeout, Conclusions.

# UNIT - V:

# Case Study: Intruder Alarm System

Introduction, The software architecture, Key software components used in this example, running the program, the software, Conclusions.

# **TEXT BOOK:**

1. Embedded C by Michael J. Pont, A Pearson Education.

# **REFERENCE BOOK:**

1. PICmicro MCU C-An introduction to programming, The Microchip PIC in CCS C By Nigel Gardner.

# M. Tech - I Year - I Sem. (ES & VLSID/VLSI & ES/EDT)

#### **CMOS MIXED SIGNAL CIRCUIT DESIGN**

#### UNIT -I:

#### **Switched Capacitor Circuits:**

Introduction to Switched Capacitor circuits- basic building blocks, Operation and Analysis, Non-ideal effects in switched capacitor circuits, Switched capacitor integrators first order filters, Switch sharing, biquad filters.

#### UNIT -II:

# Phased Lock Loop (PLL):

Basic PLL topology, Dynamics of simple PLL, Charge pump PLLs-Lock acquisition, Phase/Frequency detector and charge pump, Basic charge pump PLL, Non-ideal effects in PLLs-PFD/CP non-idealities, Jitter in PLLs, Delay locked loops, applications.

# **UNIT-III:**

#### **Data Converter Fundamentals:**

DC and dynamic specifications, Quantization noise, Nyquist rate D/A converters- Decoder based converters, Binary-Scaled converters, Thermometer-code converters, Hybrid converters.

# **UNIT-IV:**

# Nyquist Rate A/D Converters:

Successive approximation converters, Flash converter, Two-step A/D converters, Interpolating A/D converters, Folding A/D converters, Pipelined A/D converters, Time-interleaved converters.

# UNIT -V:

#### **Oversampling Converters:**

Noise shaping modulators, Decimating filters and interpolating filters, Higher order modulators, Delta sigma modulators with multibit quantizers, Delta sigma D/A.

# **TEXT BOOKS:**

- Design of Analog CMOS Integrated Circuits- Behzad Razavi, TMH Edition, 2002.
- 2. CMOS Analog Circuit Design Philip E. Allen and Douglas R. Holberg, Oxford University Press, International Second Edition/Indian Edition, 2010.
- 3. Analog Integrated Circuit Design- David A. Johns, Ken Martin, Wiley Student Edition, 2013.

- CMOS Integrated Analog-to- Digital and Digital-to-Analog converters-Rudy Van De Plassche, Kluwer Academic Publishers, 2003.
- 2. Understanding Delta-Sigma Data converters-Richard Schreier, Wiley Interscience, 2005.
- 3. CMOS Mixed-Signal Circuit Design R. Jacob Baker, Wiley Interscience, 2009.

# M. Tech - I Year - I Sem. (ES & VLSID/VLSI & ES/EDT)

#### EMBEDDED REAL TIME OPERATING SYSTEMS

#### UNIT - I:

#### Introduction

Introduction to UNIX/LINUX, Overview of Commands, File I/O,( open, create, close, Iseek, read, write), Process Control ( fork, vfork, exit, wait, waitpid, exec.

# UNIT - II:

# **Real Time Operating Systems**

Brief History of OS, Defining RTOS, The Scheduler, Objects, Services, Characteristics of RTOS, Defining a Task, asks States and Scheduling, Task Operations, Structure, Synchronization, Communication and Concurrency.

Defining Semaphores, Operations and Use, Defining Message Queue, States, Content, Storage, Operations and Use

# **UNIT - III:**

# Objects, Services and I/O

Pipes, Event Registers, Signals, Other Building Blocks, Component Configuration, Basic I/O Concepts, I/O Subsystem

# **UNIT-IV:**

# **Exceptions, Interrupts and Timers**

Exceptions, Interrupts, Applications, Processing of Exceptions and Spurious Interrupts, Real Time Clocks, Programmable Timers, Timer Interrupt Service Routines (ISR), Soft Timers, Operations.

#### UNIT - V:

# **Case Studies of RTOS**

RT Linux, MicroC/OS-II, Vx Works, Embedded Linux, Tiny OS, and Basic Concepts of Android OS.

# **TEXT BOOK:**

1. Real Time Concepts for Embedded Systems – Qing Li, Elsevier, 2011.

- 1. Embedded Systems- Architecture, Programming and Design by Rajkamal, 2007, TMH.
- 2. Advanced UNIX Programming, Richard Stevens.
- 3. Embedded Linux: Hardware, Software and Interfacing Dr. Craig Hollabaugh.

# M. Tech - I Year - II Sem. (ES & VLSID/VLSI & ES/EDT)

#### **DESIGN FOR TESTABILITY**

#### UNIT -I:

#### Introduction to Testing:

Testing Philosophy, Role of Testing, Digital and Analog VLSI Testing, VLSI Technology Trends affecting Testing, Types of Testing, Fault Modeling: Defects, Errors and Faults, Functional Versus Structural Testing, Levels of Fault Models, Single Stuck-at Fault.

#### **UNIT-II:**

# **Logic and Fault Simulation:**

Simulation for Design Verification and Test Evaluation, Modeling Circuits for Simulation, Algorithms for Truevalue Simulation, Algorithms for Fault Simulation, ATPG.

# **UNIT-III:**

#### **Testability Measures:**

SCOAP Controllability and Observability, High Level Testability Measures, Digital DFT and Scan Design: Ad-Hoc DFT Methods, Scan Design, Partial-Scan Design, Variations of Scan.

# UNIT -IV:

#### **Built-In Self-Test:**

The Economic Case for BIST, Random Logic BIST: Definitions, BIST Process, Pattern Generation, Response Compaction, Built-In Logic Block Observers, Test-Per-Clock, Test-Per-Scan BIST Systems, Circular Self Test Path System, Memory BIST, Delay Fault BIST.

# UNIT -V:

#### **Boundary Scan Standard:**

Motivation, System Configuration with Boundary Scan: TAP Controller and Port, Boundary Scan Test Instructions, Pin Constraints of the Standard, Boundary Scan Description Language: BDSL Description Components, Pin Descriptions.

#### **TEXT BOOK:**

Essentials of Electronic Testing for Digital, Memory and Mixed Signal VLSI Circuits - M.L. Bushnell,
 V. D. Agrawal, Kluwer Academic Pulishers.

- Digital Systems and Testable Design M. Abramovici, M.A. Breuer and A.D Friedman, Jaico Publishing House.
- 2. Digital Circuits Testing and Testability P.K. Lala, Academic Press.

# M. Tech - I Year - II Sem. (ES & VLSID/VLSI & ES/EDT)

# DIGITAL SIGNAL PROCESSORS AND ARCHITECTURES (ELECTIVE -III)

# UNIT -I:

# **Introduction to Digital Signal Processing:**

Introduction, A Digital signal-processing system, The sampling process, Discrete time sequences. Discrete Fourier Transform (DFT) and Fast Fourier Transform (FFT), Linear time-invariant systems, Digital filters, Decimation and interpolation.

# **Computational Accuracy in DSP Implementations:**

Number formats for signals and coefficients in DSP systems, Dynamic Range and Precision, Sources of error in DSP implementations, A/D Conversion errors, DSP Computational errors, D/A Conversion Errors, Compensating filter.

# UNIT -II:

# **Architectures for Programmable DSP Devices:**

Basic Architectural features, DSP Computational Building Blocks, Bus Architecture and Memory, Data Addressing Capabilities, Address Generation UNIT, Programmability and Program Execution, Speed Issues, Features for External interfacing.

#### UNIT -III:

#### **Programmable Digital Signal Processors:**

Commercial Digital signal-processing Devices, Data Addressing modes of TMS320C54XX DSPs, Data Addressing modes of TMS320C54XX Processors, Memory space of TMS320C54XX Processors, Program Control, TMS320C54XX instructions and Programming, On-Chip Peripherals, Interrupts of TMS320C54XX processors, Pipeline Operation of TMS320C54XX Processors.

# UNIT-IV:

# **Analog Devices Family of DSP Devices:**

Analog Devices Family of DSP Devices – ALU and MAC block diagram, Shifter Instruction, Base Architecture of ADSP 2100, ADSP-2181 high performance Processor.

Introduction to Blackfin Processor - The Blackfin Processor, Introduction to Micro Signal Architecture, Overview of Hardware Processing Units and Register files, Address Arithmetic Unit, Control Unit, Bus Architecture and Memory, Basic Peripherals.

# UNIT -V:

# Interfacing Memory and I/O Peripherals to Programmable DSP Devices:

Memory space organization, External bus interfacing signals, Memory interface, Parallel I/O interface, Programmed I/O, Interrupts and I/O, Direct memory access (DMA).

# **TEXT BOOKS:**

- 1. Digital Signal Processing Avtar Singh and S. Srinivasan, Thomson Publications, 2004.
- 2. A Practical Approach To Digital Signal Processing K Padmanabhan, R. Vijayarajeswaran, Ananthi. S, New Age International, 2006/2009.
- 3. Embedded Signal Processing with the Micro Signal Architecture Publisher: Woon-Seng Gan, Sen M. Kuo, Wiley-IEEE Press, 2007.

- 1. Digital Signal Processors, Architecture, Programming and Applications B. Venkataramani and M. Bhaskar, 2002, TMH.
- 2. Digital Signal Processing Jonatham Stein, 2005, John Wiley.
- 3. DSP Processor Fundamentals, Architectures & Features Lapsley et al. 2000, S. Chand & Co.
- 4. Digital Signal Processing Applications Using the ADSP-2100 Family by The Applications Engineering Staff of Analog Devices, DSP Division, Edited by Amy Mar, PHI.
- 5. The Scientist and Engineer's Guide to Digital Signal Processing by Steven W. Smith, Ph.D., California Technical Publishing, ISBN 0-9660176-3-3, 1997.
- 6. Embedded Media Processing by David J. Katz and Rick Gentile of Analog Devices, Newnes, ISBN 0750679123, 2005.

# M. Tech - I Year - II Sem. (ES & VLSID/VLSI & ES/EDT)

# SYSTEM ON CHIP ARCHITECTURE (ELECTIVE -III)

# UNIT -I:

# **Introduction to the System Approach:**

System Architecture, Components of the system, Hardware & Software, Processor Architectures, Memory and Addressing. System level interconnection, An approach for SOC Design, System Architecture and Complexity.

# UNIT -II:

#### **Processors:**

Introduction, Processor Selection for SOC, Basic concepts in Processor Architecture, Basic concepts in Processor Micro Architecture, Basic elements in Instruction handling. Buffers: minimizing Pipeline Delays, Branches, More Robust Processors, Vector Processors and Vector Instructions extensions, VLIW Processors, Superscalar Processors.

# UNIT-III:

# **Memory Design for SOC:**

Overview of SOC external memory, Internal Memory, Size, Scratchpads and Cache memory, Cache Organization, Cache data, Write Policies, Strategies for line replacement at miss time, Types of Cache, Split – I, and D – Caches, Multilevel Caches, Virtual to real translation, SOC Memory System, Models of Simple Processor – memory interaction.

#### **UNIT-IV:**

# **Interconnect Customization and Configuration:**

Inter Connect Architectures, Bus: Basic Architectures, SOC Standard Buses, Analytic Bus Models, Using the Bus model, Effects of Bus transactions and contention time. SOC Customization: An overview, Customizing Instruction Processor, Reconfiguration Technologies, Mapping design onto Reconfigurable devices, Instance- Specific design, Customizable Soft Processor, Reconfiguration - overhead analysis and trade-off analysis on reconfigurable Parallelism.

# UNIT-V:

# **Application Studies / Case Studies:**

SOC Design approach, AES algorithms, Design and evaluation, Image compression – JPEG compression.

# **TEXT BOOKS:**

- 1. Computer System Design System-on-Chip Michael J. Flynn and Wayne Luk, Wiely India Pvt. Ltd.
- 2. ARM System on Chip Architecture Steve Furber –2<sup>nd</sup> Ed., 2000, Addison Wesley Professional.

- Design of System on a Chip: Devices and Components Ricardo Reis, 1st Ed., 2004, Springer.
- 2. Co-Verification of Hardware and Software for ARM System on Chip Design (Embedded Technology)

   Jason Andrews Newnes. BK and CDROM.
- 3. System on Chip Verification Methodologies and Techniques Prakash Rashinkar, Peter Paterson and Leena Singh L, 2001, Kluwer Academic Publishers.

# M. Tech - I Year - II Sem. (ES & VLSID/VLSI & ES/EDT)

# EMBEDDED NETWORKING

# (ELECTIVE -III)

# UNIT -I:

#### **Embedded Communication Protocols:**

Embedded Networking: Introduction – Serial/Parallel Communication – Serial communication protocols - RS232 standard – RS485 – Synchronous Serial Protocols - Serial Peripheral Interface (SPI) – Inter Integrated Circuits (I2C) – PC Parallel port programming - ISA/PCI Bus protocols – Firewire.

# UNIT -II:

#### **USB and CAN Bus:**

USB bus – Introduction – Speed Identification on the bus – USB States – USB bus communication: Packets –Data flow types –Enumeration –Descriptors –PIC 18 Microcontroller USB Interface – C Programs –CAN Bus – Introduction - Frames –Bit stuffing –Types of errors –Nominal Bit Timing – PIC microcontroller CAN Interface –A simple application with CAN.

# UNIT-III:

#### **Ethernet Basics:**

Elements of a network – Inside Ethernet – Building a Network: Hardware options – Cables, Connections and network speed – Design choices: Selecting components – Ethernet Controllers – Using the internet in local and internet communications – Inside the Internet protocol.

# UNIT-IV:

# **Embedded Ethernet:**

Exchanging messages using UDP and TCP – Serving web pages with Dynamic Data – Serving web pages that respond to user Input – Email for Embedded Systems – Using FTP – Keeping Devices and Network secure.

# UNIT -V:

# Wireless Embedded Networking:

Wireless sensor networks – Introduction – Applications – Network Topology – Localization –Time Synchronization - Energy efficient MAC protocols –SMAC – Energy efficient and robust routing – Data Centric routing.

#### **TEXT BOOKS:**

- Embedded Systems Design: A Unified Hardware/Software Introduction Frank Vahid, Tony Givargis, John & Wiley Publications, 2002.
- 2. Parallel Port Complete: Programming, interfacing and using the PCs parallel printer port Jan Axelson, Penram Publications, 1996.

- 1. Advanced PIC microcontroller projects in C: from USB to RTOS with the PIC18F series Dogan Ibrahim, Elsevier 2008.
- 2. Embedded Ethernet and Internet Complete Jan Axelson, Penram publications, 2003.
- 3. Networking Wireless Sensors Bhaskar Krishnamachari?, Cambridge press 2005.

# M. Tech - I Year - II Sem. (ES & VLSID/VLSI & ES/EDT)

# SENSORS AND ACTUATORS (ELECTIVE –IV)

# UNIT -I:

**Sensors / Transducers:** Principles – Classification – Parameters – Characteristics - Environmental Parameters (EP) – Characterization.

**Mechanical and Electromechanical Sensors:** Introduction – Resistive Potentiometer – Strain Gauge – Resistance Strain Gauge – Semiconductor Strain Gauges - Inductive Sensors: Sensitivity and Linearity of the Sensor – Types-Capacitive Sensors: – Electrostatic Transducer – Force/Stress Sensors Using Quartz Resonators – Ultrasonic Sensors.

# UNIT -II:

**Thermal Sensors:** Introduction – Gas thermometric Sensors – Thermal Expansion Type Thermometric Sensors – Acoustic Temperature Sensor – Dielectric Constant and Refractive Index thermosensors – Helium Low Temperature Thermometer – Nuclear Thermometer – Magnetic Thermometer – Resistance Change Type Thermometric Sensors – Thermoemf Sensors – Junction Semiconductor Types – Thermal Radiation Sensors – Quartz Crystal Thermoelectric Sensors – NQR Thermometry – Spectroscopic Thermometry – Noise Thermometry – Heat Flux Sensors.

Magnetic sensors: Introduction – Sensors and the Principles Behind – Magneto-resistive Sensors – Anisotropic Magnetoresistive Sensing – Semiconductor Magnetoresistors– Hall Effect and Sensors – Inductance and Eddy Current Sensors– Angular/Rotary Movement Transducers – Synchrosesolvers - Eddy Current Sensors – Electromagnetic Flowmeter – Switching Magnetic Sensors SQUID Sensors

# **UNIT-III:**

**Radiation Sensors:** Introduction – Basic Characteristics – Types of Photosensistors/Photo detectors– X-ray and Nuclear Radiation Sensors– Fiber Optic Sensors.

**Electro analytical Sensors:** Introduction – The Electrochemical Cell – The Cell Potential - Standard Hydrogen Electrode (SHE) – Liquid Junction and Other Potentials – Polarization – Concentration Polarization – Reference Electrodes - Sensor Electrodes – Electro ceramics in Gas Media.

#### UNIT-IV:

**Smart Sensors:** Introduction – Primary Sensors – Excitation – Amplification – Filters – Converters – Compensation–Information Coding/Processing - Data Communication – Standards for Smart Sensor Interface – The Automation.

**Sensors –Applications:** Introduction – On-board Automobile Sensors (Automotive Sensors)– Home Appliance Sensors – Aerospace Sensors — Sensors for Manufacturing –Sensors for environmental Monitoring.

# UNIT -V:

**Actuators:** Pneumatic and Hydraulic Actuation Systems - Actuation systems - Pneumatic and hydraulic systems - Directional Control valves - Presure control valves - Cylinders - Servo and proportional control valves - Process control valves - Rotary actuators.

Mechanical Actuation Systems-Types of motion – Kinematic chains – Cams – Gears – Ratchet and pawl – Belt and chain drives – Bearings – Mechanical aspects of motor selection.

Electrical Actuation Systems-Electrical systems - Mechanical switches - Solid-state switches Solenoids - D.C. Motors - A.C. motors - Stepper motors.

# **TEXT BOOKS:**

- 1. D. Patranabis "Sensors and Transducers" –PHI Learning Private Limited.
- 2. W. Bolton "Mechatronics" –Pearson Education Limited.

# **REFERENCE BOOK:**

1. Sensors and Actuators – D. Patranabis – 2<sup>nd</sup> Ed., PHI, 2013.

# M. Tech - I Year - II Sem. (ES & VLSID/VLSI & ES/EDT)

# LOW POWER VLSI DESIGN (ELECTIVE -IV)

#### UNIT-I:

#### **Fundamentals:**

Need for Low Power Circuit Design, Sources of Power Dissipation – Switching Power Dissipation, Short Circuit Power Dissipation, Leakage Power Dissipation, Glitching Power Dissipation, Short Channel Effects –Drain Induced Barrier Lowering and Punch Through, Surface Scattering, Velocity Saturation, Impact Ionization, Hot Electron Effect.

#### UNIT -II:

# **Low-Power Design Approaches:**

**Low-Power Design through Voltage Scaling** – VTCMOS circuits, MTCMOS circuits, Architectural Level Approach – Pipelining and Parallel Processing Approaches.

# **Switched Capacitance Minimization Approaches:**

System Level Measures, Circuit Level Measures, Mask level Measures.

# UNIT-III:

# Low-Voltage Low-Power Adders:

Introduction, Standard Adder Cells, CMOS Adder's Architectures – Ripple Carry Adders, Carry Look-Ahead Adders, Carry Select Adders, Carry Save Adders, Low-Voltage Low-Power Design Techniques – Trends of Technology and Power Supply Voltage, Low-Voltage Low-Power Logic Styles.

#### UNIT-IV:

#### **Low-Voltage Low-Power Multipliers:**

Introduction, Overview of Multiplication, Types of Multiplier Architectures, Braun Multiplier, Baugh-Wooley Multiplier, Booth Multiplier, Introduction to Wallace Tree Multiplier.

#### UNIT -V:

#### **Low-Voltage Low-Power Memories:**

Basics of ROM, Low-Power ROM Technology, Future Trend and Development of ROMs, Basics of SRAM, Memory Cell, Precharge and Equalization Circuit, Low-Power SRAM Technologies, Basics of DRAM, Self-Refresh Circuit, Future Trend and Development of DRAM.

#### **TEXT BOOKS:**

- CMOS Digital Integrated Circuits Analysis and Design Sung-Mo Kang, Yusuf Leblebici, TMH, 2011.
- 2. Low-Voltage, Low-Power VLSI Subsystems Kiat-Seng Yeo, Kaushik Roy, TMH Professional Engineering.

- Introduction to VLSI Systems: A Logic, Circuit and System Perspective Ming-BO Lin, CRC Press, 2011.
- Low Power CMOS Design Anantha Chandrakasan, IEEE Press/Wiley International, 1998.
- 3. Low Power CMOS VLSI Circuit Design Kaushik Roy, Sharat C. Prasad, John Wiley & Sons, 2000.
- 4. Practical Low Power Digital VLSI Design Gary K. Yeap, Kluwer Academic Press, 2002.
- 5. Low Power CMOS VLSI Circuit Design A. Bellamour, M. I. Elamasri, Kluwer Academic Press, 1995.
- 6. Leakage in Nanometer CMOS Technologies Siva G. Narendran, AnathaChandrakasan, Springer, 2005.

# M. Tech - I Year - II Sem. (ES & VLSID/VLSI & ES/EDT)

# SEMICONDUCTOR MEMORY DESIGN AND TESTING (ELECTIVE -IV)

# UNIT -I:

# Random Access Memory Technologies:

SRAM – SRAM Cell structures, MOS SRAM Architecture, MOS SRAM cell and peripheral circuit operation, Bipolar SRAM technologies, SOI technology, Advanced SRAM architectures and technologies, Application specific SRAMs, DRAM – DRAM technology development, CMOS DRAM, DRAM cell theory and advanced cell structures, BICMOS DRAM, soft error failure in DRAM, Advanced DRAM design and architecture, Application specific DRAM.

# UNIT -II:

# **Non-volatile Memories:**

Masked ROMs, High density ROM, PROM, Bipolar ROM, CMOS PROMS, EPROM, Floating gate EPROM cell, One time programmable EPROM, EEPROM, EEPROM technology and architecture, Non-volatile SRAM, Flash Memories (EPROM or EEPROM), advanced Flash memory architecture.

# **UNIT-III:**

**Memory Fault Modeling Testing and Memory Design for Testability and Fault Tolerance:** RAM fault modeling, Electrical testing, Pseudo Random testing, Megabit DRAM Testing, non-volatile memory modeling and testing, IDDQ fault modeling and testing, Application specific memory testing, RAM fault modeling, BIST techniques for memory.

# **UNIT-IV:**

# Semiconductor Memory Reliability and Radiation Effects:

General reliability issues RAM failure modes and mechanism, Non-volatile memory reliability, reliability modeling and failure rate prediction, Design for Reliability, Reliability Test Structures, Reliability Screening and qualification, Radiation effects, Single Event Phenomenon (SEP), Radiation Hardening techniques, Radiation Hardening Process and Design Issues, Radiation Hardened Memory characteristics, Radiation Hardeness Assurance and Testing, Radiation Dosimetry, Water Level Radiation Testing and Test structures.

#### UNIT -V:

Advanced Memory Technologies and High-density Memory Packing Technologies: Ferroelectric RAMs (FRAMs), GaAs FRAMs, Analog memories, magneto resistive RAMs (MRAMs), Experimental memory devices, Memory Hybrids and MCMs (2D), Memory Stacks and MCMs (3D), Memory MCM testing and reliability issues, Memory cards, High Density Memory Packaging Future Directions.

# **TEXT BOOKS:**

- 1. Semiconductor Memories Technology Ashok K. Sharma, 2002, Wiley.
- Advanced Semiconductor Memories Architecture, Design and Applications Ashok K. Sharma-2002, Wiley.
- 3. Modern Semiconductor Devices for Integrated Circuits Chenming C Hu, 1st Ed., Prentice Hall.

# M. Tech - I Year - II Sem. (ES & VLSID/VLSI & ES/EDT)

#### EMBEDDED SYSTEMS LABORATORY

#### Note:

- The following programs are to be implemented on ARM based Processors/Equivalent.
- Minimum of 10 programs from Part –I and 6 programs from Part -II are to be conducted.

# Part -I:

The following Programs are to be implemented on ARM Processor.

- 1. Simple Assembly Program for
  - a. Addition | Subtraction | Multiplication | Division
  - b. Operating Modes, System Calls and Interrupts
  - c. Loops, Branches
- 2. Write an Assembly programs to configure and control General Purpose Input/Output (GPIO) port pins.
- 3. Write an Assembly programs to read digital values from external peripherals and execute them with the Target board.
- 4. Program for reading and writing of a file.
- 5. Program to demonstrate Time delay program using built in Timer / Counter feature on IDE environment.
- 6. Program to demonstrates a simple interrupt handler and setting up a timer.
- 7. Program demonstrates setting up interrupt handlers. Press button to generate an interrupt and trace the program flow with debug terminal.
- 8. Program to Interface 8 Bit LED and Switch Interface.
- 9. Program to implement Buzzer Interface on IDE environment.
- 10. Program to Displaying a message in a 2 line x 16 Characters LCD display and verify the result in debug terminal.
- 11. Program to demonstrate I2C Interface on IDE environment.
- 12. Program to demonstrate I2C Interface Serial EEPROM.
- 13. Demonstration of Serial communication. Transmission from Kit and reception from PC using Serial Port on IDE environment use debug terminal to trace the program.
- 14. Generation of PWM Signal.
- 15. Program to demonstrate SD-MMC Card Interface.

#### Part -II:

Write the following programs to understand the use of RTOS with ARM Processor on IDE Environment using ARM Tool chain and Library:

- Create an application that creates two tasks that wait on a timer whilst the main task loops.
- 2. Write an application that creates a task which is scheduled when a button is pressed, which illustrates the use of an event set between an ISR and a task.
- 3. Write an application that Demonstrates the interruptible ISRs(Requires timer to have higher priority than external interrupt button).
- 4. a). Write an application to Test message queues and memory blocks.

- b). Write an application to Test byte queues.
- 5. Write an application that creates two tasks of the same priority and sets the time slice period to illustrate time slicing.

# **Interfacing Programs:**

- 6. Write an application that creates a two task to Blinking two different LEDs at different timings.
- 7. Write an application that creates a two task displaying two different messages in LCD display in two lines.
- 8. Sending messages to mailbox by one task and reading the message from mailbox by another task.
- 9. Sending message to PC through serial port by three different tasks on priority Basis.
- 10. Basic Audio Processing on IDE environment.