Go Back   2023 2024 Courses.Ind.In > Main Category > Main Forum > Sathyabama Institute of Science and Technology M.E. - Applied Electronics SECA5113 A

Thread: Sathyabama Institute of Science and Technology M.E. - Applied Electronics SECA5113 A Reply to Thread
Your Username: Click here to log in
Title:
  
Message:
Trackback:
Send Trackbacks to (Separate multiple URLs with spaces) :
Post Icons
You may choose an icon for your message from the following list:
 

Additional Options
Miscellaneous Options

Topic Review (Newest First)
August 22nd, 2020 02:35 PM
prince karak
Sathyabama Institute of Science and Technology M.E. - Applied Electronics SECA5113 A

Sathyabama Institute of Science and Technology M.E. - Applied Electronics SECA5113 Advanced Analog Integrated Circuits Syllabus


SATHYABAMA INSTITUTE OF SCIENCE AND TECHNOLOGY

SECA5113 ADVANCED ANALOG INTEGRATED CIRCUITS

UNIT 1 INTEGRATED CIRCUIT BJT AND MOSFET MODELING 9 Hrs.
Small signal models of BJTs and MOSFETs, short channel effects and scaling, and its impact on small signal parameters,
biasing and operating regimes, parasitic elements, Frequency response of BJTs and MOSFETs.

UNIT 2 SINGLE AND MULTISTAGE AMPLIFIERS 9 Hrs.
Small signal single stage amplifier such as Common Emitter stage, Common source stage, Source follower, Common gate
stage, Cascode stage configurations and properties, multistage amplifier stages such as Darlington and cascade
configurations, Small signal analysis of differential amplifiers, Balanced differential amplifiers.


UNIT 3 CURRENT MIRRORS AND LOADS 9 Hrs.
Basic current mirrors, cascode current mirrors, active current mirrors, current mirror configurations, current matching
considerations, active load configurations, Miller effect, voltage references, supply independent biasing, temperature
independent references, input bias current.


UNIT 4 OPERATIONAL AMPLIFIERS 9 Hrs.
Concept of negative feedback, Effect of loading in feedback networks, Operational amplifier performance parameters,
analysis of the simple op amp, Two-stage Op Amps, Input range limitations, Gain boosting, slew rate, power supply
rejection, design considerations of integrated op-amps, Statistical characteristics of noise, noise in single stage amplifiers,
noise in differential amplifiers, noise figure and noise temperature.

UNIT 5 ANALOG MULTIPLIER AND IC DESIGN 9 Hrs.
Bipolar analog multiplier, simple emitter coupled multiplier, a complete analog multiplier, Gilbert multiplier, Analysis of four
quadrant and variable transconductance multiplier, Low Power Analog Design, Introduction to Switched Capacitor Circuits,
Analog Layout Considerations and Packaging Issues.
Max. 45 Hrs.

COURSE OUTCOMES
On completion of the course, student will be able to
CO1 - Analyze the concepts of small signal models of BJTs and MOSFETs
CO2 - Design and analyze the single stage and multistage amplifier
CO3 - Analyze the types of current mirrors
CO4 - Analyze the performance of Operational amplifier
CO5 - Develop the application using analog multiplier
CO6 - Design the analog circuits

TEXT / REFERENCE BOOKS
1. Paul R. Gray, Paul J. Hurst, Stephen H. Lewis, Robert G. Meyer, "Analysis and Design of Analog Integrated Circuits",
5th Edition, Wiley, 2009.
2. Behzad Razavi, “Design of Analog CMOS Integrated Circuits”, Tata McGraw Hill, 2001
3. Willey M.C. Sansen, “Analog design essentials”, Springer, 2006.
4. Grebene, “Bipolar and MOS Analog Integrated circuit design”, John Wiley & Sons, Inc., 2003.
5. Phillip E.Allen, Douglas R.Holberg, “CMOS Analog Circuit Design”, 2nd Edition, Oxford University Press, 2002
6. Gray and Meyer, "Analysis and Design of Analog ICs", Wiley International, 1996.
7. Gray, Wooley, Brodersen, "Analog MOS Integrated Circuits", IEEE Press, 1989.
8. Kenneth R. Laker, Willy M.C. Sansen, William M.C.Sansen, "Design of Analog Integrated Circuits and Systems",
McGraw Hill, 1994.
9. Behzad Razavi, "Principles of Data Conversion System Design", S. Chand & Company Ltd, 2000.
10. Behzad Razavi, "Design of Analog CMOS Integrated Circuits", Tata McGraw Hill, 2002.
11. P.E.Allen and D.R.Holberg, "CMOS Analog Circuit Design", Oxford University Press, 2011.

END SEMESTER EXAMINATION QUESTION PAPER PATTERN
Max. Marks: 100 Exam Duration: 3 Hrs.
PART A: 5 Questions of 6 marks each - No choice 30 Marks
PART B: 2 Questions from each unit of internal choice, each carrying 14 marks 70 Marks

Posting Rules
You may post new threads
You may post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off


All times are GMT +5.5. The time now is 01:06 PM.


Powered by vBulletin® Version 3.8.7
Copyright ©2000 - 2024, vBulletin Solutions, Inc.
Search Engine Friendly URLs by vBSEO 3.6.1
vBulletin Optimisation provided by vB Optimise (Lite) - vBulletin Mods & Addons Copyright © 2024 DragonByte Technologies Ltd.